• Register
  • Login

International Research Journal on Advanced Science Hub

  1. Home
  2. Efficient Low-Power SR Flip-Flop Design with On/Off Control

Current Issue

By Issue

By Author

Author Index

Keyword Index

About Journal

News

Aims and Scope

Editorial Board

Publication Ethics

Indexing and Abstracting

Related Links

FAQ

Peer Review Process

Journal Metrics

Advertising policy

Editor and Reviewer guidelines

Digital Archiving & Preservation Policy

Copyright Terms

Licensing Terms

Editorial Process - Peer Reviewed

Efficient Low-Power SR Flip-Flop Design with On/Off Control

    Authors

    • Ajay Sharma 1
    • Mr. Abhishek 2
    • Nitin Singh Singha 3
    • Kamal Singh 4

    1 PG Student, Electronics and communication, National institute of technology Delhi, India

    2 PG Student, Electronics and communication, National institute of technology Delhi, India.

    3 Assistant Professor, Electronics and communication, National institute of technology Delhi, India.

    4 Research Scholar, Electronics and communication, National institute of technology Delhi, India.

,

Document Type : Research Article

10.47392/IRJASH.2024.012
  • Article Information
  • Download
  • Export Citation
  • Statistics
  • Share

Abstract

Fundamental to logic circuit construction, metal oxide semiconductor (MOS) devices serve as the foundational components. The growing demands of consumers in the electronics sector are heightened by technological advancements. The utilization of nano-scale technology presents a myriad of challenges for integrated circuit (IC) designers, as no single technology comprehensively meets all requirements. The essential requirement has evolved to demand superior performance coupled with minimal power dissipation and heightened stability. Achieving low power consumption in VLSI devices is crucial for optimal efficiency. With the escalating demand for compact electronic components and devices, the electronics industry has experienced rapid growth over the past few decades. The world and technology are advancing in tandem, with an increasing demand for compact, highly efficient devices. In response to this demand, flip-flops have emerged, finding numerous applications in electronics, including their use in devices and laptops. Reducing the dimensions of flip-flops introduces challenges related to leakage current, hindering the design of low-power circuits. Addressing this issue in SR flip-flops, this paper introduces an approach referred to as OFF/ON. The realization of ONOFIC in SR flip-flops effectively mitigates leakage currents, transforming the flip-flop into a low-power consumption component.

Keywords

  • CMOS
  • ONOFIC
  • Leakage Current
  • Power consumption
  • SR Flip Flop
  • XML
  • PDF 447.33 K
  • RIS
  • EndNote
  • Mendeley
  • BibTeX
  • APA
  • MLA
  • HARVARD
  • CHICAGO
  • VANCOUVER
    • Article View: 149
    • PDF Download: 80
International Research Journal on Advanced Science Hub
Volume 6, Issue 04
April 2024
Page 67-71
Files
  • XML
  • PDF 447.33 K
History
  • Receive Date: 30 March 2024
  • Revise Date: 05 April 2024
  • Accept Date: 18 April 2024
Share
Export Citation
  • RIS
  • EndNote
  • Mendeley
  • BibTeX
  • APA
  • MLA
  • HARVARD
  • CHICAGO
  • VANCOUVER
Statistics
  • Article View: 149
  • PDF Download: 80

APA

Sharma, A. , Abhishek, M. , Singha, N. S. and Singh, K. (2024). Efficient Low-Power SR Flip-Flop Design with On/Off Control. International Research Journal on Advanced Science Hub, 6(04), 67-71. doi: 10.47392/IRJASH.2024.012

MLA

Sharma, A. , , Abhishek, M. , , Singha, N. S. , and Singh, K. . "Efficient Low-Power SR Flip-Flop Design with On/Off Control", International Research Journal on Advanced Science Hub, 6, 04, 2024, 67-71. doi: 10.47392/IRJASH.2024.012

HARVARD

Sharma, A., Abhishek, M., Singha, N. S., Singh, K. (2024). 'Efficient Low-Power SR Flip-Flop Design with On/Off Control', International Research Journal on Advanced Science Hub, 6(04), pp. 67-71. doi: 10.47392/IRJASH.2024.012

CHICAGO

A. Sharma , M. Abhishek , N. S. Singha and K. Singh, "Efficient Low-Power SR Flip-Flop Design with On/Off Control," International Research Journal on Advanced Science Hub, 6 04 (2024): 67-71, doi: 10.47392/IRJASH.2024.012

VANCOUVER

Sharma, A., Abhishek, M., Singha, N. S., Singh, K. Efficient Low-Power SR Flip-Flop Design with On/Off Control. International Research Journal on Advanced Science Hub, 2024; 6(04): 67-71. doi: 10.47392/IRJASH.2024.012

  • Home
  • About Journal
  • Editorial Board
  • Submit Manuscript
  • Contact Us
  • Sitemap

News

  • Career at RSP SCIENCE HUB 2024-05-03

Newsletter Subscription

Subscribe to the journal newsletter and receive the latest news and updates

© Journal Management System. Powered by iJournalPro.com